Engineers often ask “Do I have to use timing with FMF models?” The answer, as usual, is “It depends”. In most cases, the engineer is working on an ASIC or FPGA which they are simulating at the register transfer level. The FPGA model has no timing, cycle accurate simulation is sufficient so, why should any… Continue reading Why You Need Timing in Your Simulation