I have been asked on several occasions, why FMF favors VHDL over Verilog models. At the risk (or perhaps in the hope) of reigniting the great language debates, I offer the following answer: In the beginning, when the founders of the Free Model Foundry were trying to solve the basic problem of how to write… Continue reading Language Wars Revisited for Component Modeling – VHDL or Verilog?